EDA News - electronic design automation, semiconductor

Share/BookmarkSubscribe
'IP Cores' Category Archive

Cadence Announces LPDDR3 Memory IP Solution

Posted by Ken Cheung in IP Cores on Wednesday, March 21, 2012

Cadence Design Systems’ design IP portfolio now includes intellectual property for the LPDDR3 mobile memory standard. As part of the LPDDR3 launch, Cadence has upgraded the bandwidth management engine, Placement Queue 2.2, to optimize the way memory is accessed to improve overall system performance and power consumption. In addition to LPDDR3, Cadence offers IP for other mobile and non-mobile memory standards in high demand by SoC designers, including Wide I/O and DDR4.

Read more »

Synopsys, Arteris Team on IP Solution for MIPI Alliance Low Latency Interface

Posted by Ken Cheung in IP Cores on Monday, March 12, 2012

Synopsys and Arteris recently teamed on a joint analog and digital IP solution to implement the MIPI Alliance Low Latency Interface (LLI) 1.0 specification. The early integration and availability of the Arteris and Synopsys solution helps speed time to market for MIPI LLI adopters. Arteris and Synopsys’ joint MIPI LLI IP solution is available now for select early access customers. System hardware implementing the joint solution will be available in the second half of 2012.

Read more »

First-Pass Silicon Success: Synopsys DesignWare 96 dB Hi-Fi Audio IP

Posted by Ken Cheung in Foundry,IP Cores on Wednesday, October 26, 2011

Synopsys’ DesignWare 96 dB Hi-Fi Audio IP has achieved first-pass silicon success in 65-nanometer (nm) and 55-nm process technologies for multiple foundries. The silicon-proven audio IP is ideal for consumer electronic system-on-chip (SoC) applications such as portable media players, smart phones, CD/DVD/ Blu-Ray Disc players/recorders, digital TV and digital cameras. The Synopsys DesignWare 96 dB Hi-Fi Audio IP in 65-nm and 55-nm processes is available now for multiple foundries.

Read more »

Synopsys DRA Decoder for DesignWare ARC Sound Audio Processors

Posted by Ken Cheung in IP Cores on Wednesday, May 11, 2011

Synopsys introduced an optimized version of the Dynamic Resolution Adaptation (DRA) decoder software for the DesignWare ARC Sound AS211SFX and AS221BD audio processors. The DesignWare ARC Sound DRA codec and the DesignWare ARC Sound audio processors enable OEMs and SoC designer to develop HD audio for Chinese consumer electronic products. The optimized version of the DesignWare ARC Sound DRA decoder will be generally available in July 2011 (available for early access customers now).

Read more »

Cadence DDR4 IP Solution

Posted by Ken Cheung in IP Cores on Monday, April 11, 2011

Cadence Design Systems introduced a new DDR4 IP solution, which consists of hard and soft PHY IP, controller IP, memory models, verification IP, tools and methodologies, and signal integrity reference designs for the package and board. The Cadence DDR4 IP solution speeds integration, reduces cost and ensures design manufacturability. DDR4 controller IP, verification IP and memory models are available now. The DDR4 specification features speeds ranging from 1600 mega transfers per second (MT/s) up to 3200 MT/s (over 50% faster than the current DDR3 standard).

Read more »

MIPS Prodigy 64-Bit Multi-threaded Multiprocessor IP Core

Posted by Ken Cheung in IP Cores on Monday, March 28, 2011

MIPS Technologies will offer an IP core that combines a 64-bit processor architecture with simultaneous multi-threading (SMT) technology. Code named Prodigy, the IP family enables engineers to quickly and easily develop MIPS64 solutions at a fraction of the cost and time it would take to develop a 64-bit core themselves. The 64-bit core will be available later this year.

Read more »

Mentor Graphics, ARM Team on Automated Memory Test and Repair

Posted by Ken Cheung in IP Cores,Test Solution on Tuesday, November 2, 2010

Mentor Graphics Corporation (NASDAQ: MENT) announced it has teamed up with ARM to provide an automated memory test and repair solution for ARM embedded memories and processor cores. The new capability provides full interoperability between Mentor’s industry-leading Tessent[TM] memory test and repair solution and ARM’s family of cores and embedded memory IP.

Read more »

DesignWare HDMI 1.4a Tx Controller, PHY IP Receive HDMI Certification

Posted by Ken Cheung in IP Cores on Friday, October 29, 2010

Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, announced that Synopsys’ DesignWare® High-Definition Multimedia Interface[tm] (HDMI[tm]) 1.4a Transmitter (Tx) digital controller and PHY IP solutions in the 40-nanometer (nm) process node have achieved certification from an HDMI Authorized Training Center (ATC). The DesignWare HDMI PHY IP achieved HDMI 1.4a compliance by passing all process, voltage and temperature variation tests, which are key certification requirements for environmental robustness. Synopsys’ fully compliant HDMI 1.4a Tx solution is now available in more than 10 process technologies, ranging from 90-nm to 40-nm. With support for the latest HDMI 1.4a specification features such as all eight 3D formats, HDMI Ethernet and Audio Return Channel (HEAC) and real-time content signaling, the DesignWare HDMI 1.4a Tx controller and PHY IP enable system-on-chip (SoC) designers and device manufacturers to quickly incorporate advanced functionality into their multimedia source applications with less risk and improved time-to-market.

Read more »

ARM, SMIC Team on IP Library for 65nm, 40nm LL Process Nodes

Posted by Ken Cheung in IP Cores on Monday, October 11, 2010

ARM and Semiconductor Manufacturing International Corporation (“SMIC”, NYSE: SMI and HKSE: 981) announced an agreement to collaborate on the development of ARM leading physical IP library platform for SMIC 65nmLL and 40nm LL technology process nodes. This agreement will provide free access on the ARM DesignStart[tm] online IP access portal to library suites of 9-track and 12-track multi-Vt logic libraries, power management kits, ECO kits and ARM high density optimized memory compilers. The agreement extends the longstanding partnership to provide their mutual customers with highly differentiated IP on a variety of process technologies including 180 nm, 130nm, 110nm and 90nm.

Read more »

Cadence Optimizes Methodology for ARM Cortex-A15 MPCore Processor

Posted by Ken Cheung in EDA Tools,IP Cores on Tuesday, September 28, 2010

Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, announced it is providing its customers an optimized implementation methodology for the new ARM® Cortex[tm]-A15 MPCore[tm] processor that enables them to start designing Cortex-A15 processor-based SoCs immediately. As ARM developed the Cortex-A15 MPCore processor – its most advanced processor for mobile, consumer and infrastructure applications – Cadence® worked alongside the microprocessor IP leader to develop the methodology for customers seeking early access to this cutting-edge ARM processor technology for Silicon Realization.

Read more »

Older Posts »

Custom Search

EDA Geek Newsletter
Don't have time to visit EDA Geek everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free news feed. Our RSS feed is updated in real-time while our newsletter is updated daily.