EDA News - electronic design automation, semiconductor

Share/BookmarkSubscribe

Cadence, Toshiba Team on Integrated Design Environment for COT, SoC

Posted by Ken Cheung in EDA Tools on Monday, June 29, 2009

Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic design innovation, announced an extensive collaboration with Toshiba Corporation Semiconductor Company to address the challenges of existing and next-generation SoC designs. Toshiba is a leading provider of process and design solution for cutting-edge SoC products. Based on the Cadence® Encounter® Digital Implementation System and the Cadence Virtuoso® Custom Design Solution, the collaboration provides a full digital and mixed-signal design environment to Toshiba and its COT customers for the most advanced semiconductor products where integration of digital and mixed-signal designs is a key to success.

“In highly competitive markets such as wireless and consumer devices designers are expressing a growing requirement for integration of digital and mixed-signal content on ever-smaller semiconductor devices,” said Tatsuo Noguchi, Technology Executive for SoC of Toshiba Corporation Semiconductor Company. “Because the Cadence Encounter and Virtuoso design environments provide the industry-leading analog and digital design flows necessary to meet these challenges, we are delighted to work closely with Cadence and help our COT customers realize their highly integrated custom IC design. We expect the collaboration to continue to provide benefits to the design community going forward.”

The ongoing collaboration focuses primarily on physical implementation, verification, and custom analog integration for COT and SoC designs. The physical implementation flow includes Cadence Encounter RTL Compiler, Cadence Conformal® verification suite, Cadence QRC Extraction and the Encounter Digital Implementation System. The Toshiba flow utilizes Cadence Encounter Timing System for timing verification, Cadence Physical Verification System for physical verification, Cadence Virtuoso IC 6.1 for custom analog design and Cadence process design kits (PDKs) for quicker, more accurate design.

“Cadence has worked extensively over the years with Toshiba Semiconductor to provide the design environment necessary to meet all the latest challenges to COT and SoC designs,” said Chi-Ping Hsu, senior vice president of the Implementation Products Group at Cadence. “We’re confident that this association will continue to deliver the design flows necessary to create high-quality semiconductor products.”

About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry.

Related Posts with Thumbnails

Custom Search

EDA Geek Newsletter
Don't have time to visit EDA Geek everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free news feed. Our RSS feed is updated in real-time while our newsletter is updated daily.