EDA News - electronic design automation, semiconductor, embedded system

Altera to Present, Demonstrate Stratix IV GX / GT FPGAs at DesignCon

Posted by Ken Cheung in Events, Training, FPGAs on Monday, February 2, 2009

Altera’s newly announced 40nm Stratix IV GT, the industry’s only FPGAs with integrated 11.3Gbps transceivers optimized for 40G/100G applications, and Stratix IV GX FPGAs operating at 8.5Gbps will be demonstrated on the Stratix IV signal integrity board at the Tektronix booth #405 and Agilent Technologies booth #305, February 4-5, at the Santa Clara Convention Center.

Altera will also make several presentations:

Design/Verification for High-Speed I/Os at Multiple to >10 Gbps
Monday, Feb. 2, 1:30-4:30 pm
Review the latest design/verification developments, plus architecture, circuit, and process technology advancements for high-speed links emphasizing jitter and signal integrity for FPGAs with ~10 Gbps I/Os.

FPGA/ASIC Pre-Driver PDN SSN and Its Impact on SSJ
Tuesday, Feb. 3, 8:30-9:10 am
An overview of SSN behavior of FPGA/ASIC pre-driver PDN excited by different SSO signal patterns and the physics behind PDN resonance will be explored.

Incorporating SSN Analysis in Constraint-Based System Design
Tuesday, Feb. 3, 9:20-10:00 am
Higher interface bandwidths have increased FPGA pin counts and signaling rates have increased higher SSN. A SSN – aware methodology for defining/optimizing PCB design rules that ensure system reliability will be presented.

A New Physical Mechanism-Based Jitter Classification Method
Tuesday, Feb. 3, 11:05-11:45 am
A new jitter-classification method based on physical mechanisms rather than distribution function will be discussed. The physical properties and associated distribution models will be examined plus an overview of a mapping function to unify both methods.

Continuous PLL Adaptation to Variable Reference Input Frequency
Wednesday, Feb. 4, 11:05-11:45 am
PLLs are configured to operate with one known input frequency and generate an output clock signal by multiplying or dividing the input, but if the input frequency is unknown, the PLL is still required to operate correctly. This innovative apparatus assists PLLs to adapt to any input frequency and generate a pre-determined output frequency.

About Altera
Altera programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets.

Related Posts with Thumbnails
 
EDA Geek Newsletter
Don't have time to visit EDA Geek everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free news feed. Our RSS feed is updated in real-time while our newsletter is updated daily.