EDA News - electronic design automation, semiconductor

Share/BookmarkSubscribe

International Engineering Consortium Announces DesignCon IP Summit

Posted by Ken Cheung in Events, Training on Thursday, January 29, 2009

The International Engineering Consortium’s (IEC) introduces the new IP Summit, a featured program fully integrated with the DesignCon conference and exhibition February 2-5 at the Santa Clara Convention Center. The IP Summit will address the role of semiconductor IP in electronic design through featured speakers, panels, tutorials, technical papers and exhibits.

“Using semiconductor IP can yield savings in time and cost,” stated DesignCon Program Director Barry Sullivan. “As the industry increasingly relies on semiconductor IP to deliver complex designs in a timely manner, the newly created IP Summit will raise the visibility of this subject area within the DesignCon technical program and technology exhibition.”

The IP Summit begins with Monday’s keynote address by IP Summit Chair, Mark Gogolewski, chief technology officer at Denali. It also includes the Business Forum Panel “Embracing a New Paradigm: EDA Tools and IP as Solutions Enablers” chaired by Bill Martin, IP Interest Group chair for the Global Semiconductor Alliance (GSA) and general manager of Verification IP at Mentor Graphics. Panelists include Bill Finch, senior vice president at Cast; Camille Kokozaki, IDT’s director of design automation; Herb Reiter, president of eda 2 asic Consulting, Inc.; Piyush Sancheti, Atrenta’s senior director of business development; Ravi Thummarukudy, vice president and general manager of IC solutions, GDA Technologies; and Mahesh Triupattur, Analog Bits’ executive vice president.

The Summit will feature a track on IP re-use and integration including a technical panel entitled “Selecting IP in a Complex Design Environment,” chaired by Raghavan Menon, director of engineering, Virage Logic. Panelists include Kalar Rajendiran, senior director of marketing, eSilicon Corporation; Gabriele Saucier, president of Design and Reuse; and Adam Traidman, group marketing director of the chip planning solutions organization at Cadence Design Systems.

The featured program is supported by IP Summit Sponsor, Denali; IP Ecosystem Sponsor, ChipEstimate.com; and IP Summit exhibitors Cast, ChipEstimate.com, Denali, Dolphin Integration, Kilopass, Mixel, NSCore, Rambus, and Virage Logic.

More information: DesignCon conference and exhibition

Related Posts with Thumbnails

Custom Search

EDA Geek Newsletter
Don't have time to visit EDA Geek everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free news feed. Our RSS feed is updated in real-time while our newsletter is updated daily.