Moai Electronics Deploys Cadence Encounter RTL Compiler, Encounter Test
Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic design innovation, announced Moai Electronics Co., a leading IC design company in Taiwan, has deployed Cadence® Encounter® RTL Compiler and Encounter Test to successfully tape out a flash memory controller with dramatically faster time to market, lower test costs, and higher quality.
The joint use of Encounter RTL Compiler global synthesis and Encounter Test enabled Moai's design team to improve the RTL to ATPG turnaround time from weeks to days. The single flow for logic and DFT synthesis provided greater design optimization, ease of use, and increased productivity. The advanced fault modeling capability and flexible compression strategy provided higher quality while meeting aggressive tester pin-count cost goals.
"With Encounter RTL Compiler and Encounter Test, we are able to reduce test data volume and test application time, and achieve better timing convergence during physical implementation," said P. F. Lin, President of Moai Electronics Co. "This outstanding result enabled increased quality for the end product, which is solid proof of the value of Cadence's highly integrated design and test environment."
"Moai has seen first-hand how Cadence Encounter RTL Compiler and Encounter Test technologies can enhance flash memory controller design," said Lung Chu, president of Asia Pacific for Cadence Design Systems. "We are happy to assist Moai in developing next-generation chip designs and look forward to enabling greater successes with the Cadence digital design solutions."
Encounter RTL Compiler and Encounter Test are key components of the Cadence Logic Design Team Solution and digital implementation user segments. In addition to a complete one-pass global logic-test synthesis flow, the environment provides access to all DFT functionality, including Memory BIST, test point insertion, multiple compression architectures, and sophisticated masking for compression. Other core strengths of this integrated flow are an ultra-fast DFT rule checker with RTL feedback, power-aware scan synthesis and ATPG solution, and physically-aware scan synthesis.
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2007 revenues of approximately $1.6 billion, and has approximately 5,100 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry.
Cadence and Encounter are registered trademarks, and the Cadence logo is a trademark, of Cadence in the United States and other countries.
If you found this page useful, bookmark and share it on:
Possibly of Interest
- Seiko NPC Tapes Out with Cadence Encounter Test Architect, RTL Compiler
- Far East Companies Encounter Cadence RTL Compiler
- Renesas Takes Advantage of Cadence Encounter RTL Compiler
- Comit Standardizes on Cadence Encounter Test for ATPG Flow
- Atheros Tapes Out 802.11n Chipsets with Cadence Encounter
If you are familiar with RSS feeds, you can also sign up for our free news feed. Our RSS feed is updated in real-time while our newsletter is updated daily.
