Altera to Demonstrate at IBC 2008

Posted by EDA Geek News Staff in Events, Training, FPGAs on Tuesday, September 9, 2008
ATEME Announces Gen3 MPEG-4 AVC/H.264 Core Engine »
« Cadence Improves Early Dynamic Power Analysis, Pre-RTL Exploration

Altera Corporation (NASDAQ:ALTR) is showcasing its broad portfolio of programmable solutions for the broadcast industry at the IBC 2008 show. This includes support for PCI Express Gen2 and triple-rate SDI (SD, HD and 3G) support. Visitors to Altera's booth A10 in hall 10 will see demonstrations of:

  • Performance and power advantage of 40-nm Stratix® IV FPGAs using Quartus® II design software
  • 10-Gbit test chip, the most advanced FPGA transceiver technology showing 10-Gbit operation
  • 1080p video framework
  • Start with a working 1080p hardware design and customize for your application using Altera's SOPC Builder tool
  • Two-channel reference design featuring low-latency format conversion with support for SD, 720p, 1080i, and 1080p resolutions
  • Video networking framework for transporting packetized video
  • Third-party solutions
  • Algolith's advanced de-noising and high-quality motion adaptive de-interlacer integrated into a 1080p video framework
  • Terasic's DE3 broadcast kit featuring 3G SDI input, an Altera® Stratix III FPGA (EP3S340), and 1080p video framework support

IBC 2008
Friday, 12 September through Tuesday, 16 September, 2008
Booth A10, Hall 10
RAI Exhibition and Congress Centre
Amsterdam

About Altera
Altera programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets.

Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations and all other words that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries.

If you found this page useful, bookmark and share it on:

ATEME Announces Gen3 MPEG-4 AVC/H.264 Core Engine »
« Cadence Improves Early Dynamic Power Analysis, Pre-RTL Exploration

Possibly of Interest

 
EDA Geek Newsletter
Don't have time to visit EDA Geek everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:   

If you are familiar with RSS feeds, you can also sign up for our free news feed. Our RSS feed is updated in real-time while our newsletter is updated daily.