Micrologic to Launch NanoToolBox Tool Suite for Analysis, Correction

Posted by EDA Geek News Staff in EDA Tools on Friday, June 6, 2008
Jasper Design Automation to Unleash Formal Verification at DAC »
« HeedSoft Licenses Nlview Visualization Engine, T-engine Schematic Generator

Micrologic Design Automation, Inc. will be exhibiting at DAC45 (Design Automation Conference; June 8-13, 2008), held in Anaheim, California. Micrologic will be introducing their NanoToolBox[tm] - an interactive productivity tool suite that provides a wide range of backend solutions for Reliability, DRC, LVS, Power and DFM.

NanoToolBox[tm] includes a set of interactive productivity tools that offer solutions to analyze and eliminate critical IC layout violations covering a wide array of design challenges. Each tool provides an advanced approach in order to easily analyze and correct critical impediments. With NanoToolBox[tm] the key advantage is the provision of behind-the-scene interactive solutions during the construction of an integrated circuit's physical design. NanoToolBox[tm] is a significant productivity enhancement platform within the chip design cycle.

"We are pleased to offer our NanoToolBox[tm] during DAC to IC design houses. We have data analysis by clients showing the expediting design flow productivity using our tool suite to significantly accelerates the design cycle. We have a very exciting roadmap for these unique interactive productivity enhancing tools and will demonstrate their capabilities to our future clients at DAC." stated Danny Rittman, CTO of Micrologic.

About Micrologic
Micrologic develops Electronic Design Automation (EDA) software for enhancing microchip design houses productivity with an interactive technology. Micrologic supports chip design firms to significantly shorten the design cycle time while improving nanometer design quality and reliability.

NanoToolBox[tm] is trademark of Micrologic Corporation.

If you found this page useful, bookmark and share it on:

Jasper Design Automation to Unleash Formal Verification at DAC »
« HeedSoft Licenses Nlview Visualization Engine, T-engine Schematic Generator

Possibly of Interest

 
EDA Geek Newsletter
Don't have time to visit EDA Geek everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:   

If you are familiar with RSS feeds, you can also sign up for our free news feed. Our RSS feed is updated in real-time while our newsletter is updated daily.