Averant Launches New Verification Engine

Posted by EDA Geek News Staff in Test Solution on Thursday, June 5, 2008
Berkeley Design Announces Analog FastSPICE Co-Simulation for Verilog »
« Wind River, Intel to Develop Moblin Linux Platform for MID Market

Averant Inc., a leading provider of advanced verification technology for RTL designs, announces the development of significant new technologies, continuing its First In Formal[tm] leadership in formal property verification. "Averant's engines have been the leaders in the industry for many years now," commented Ramin Hojati, president of Averant. "We continue to build on our strength while improving usability and design flow support."

New Verification Engine
Maximizing the number of conclusive passes remains a goal of formal verification. Averant has developed a new engine based on proprietary algorithms capable of proving some previously unproven properties. This engine is seamlessly integrated in Averant's guided-proof system environment.

Next Generation Testbench-less Bug Hunting
To find deep bugs, Averant pioneered testbench-less bug hunting last year. Next generation testbench-less bug hunting improves the quality and speed of first generation algorithms, reaching more of the design space in significantly less time.

System Verilog Design Support
System Verilog Design (SVD) constructs support higher level specification of designs, and may become more widely used in the future.

Availability
The new engine is available now. Most of SVD constructs are available now, with the rest becoming available over the summer. Much of next generation bug hunting is available now, but some features will be coming later in the summer.

About Averant
Averant Inc., founded in 1997, is a privately held EDA firm pioneering new methodology and technologies for static formal verification. Averant's flagship product is Solidify, a robust formal verification engine that provides the basis for property-based design verification, protocol verification, timing constraint verification, and automatic design checks – all without the need for simulators or test vectors. These tools are easily adopted into the design flow, and help improve quality, reduce risk, and speed the design process.

If you found this page useful, bookmark and share it on:

Berkeley Design Announces Analog FastSPICE Co-Simulation for Verilog »
« Wind River, Intel to Develop Moblin Linux Platform for MID Market

Possibly of Interest

 
EDA Geek Newsletter
Don't have time to visit EDA Geek everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:   

If you are familiar with RSS feeds, you can also sign up for our free news feed. Our RSS feed is updated in real-time while our newsletter is updated daily.