Infiniscale Debuts TechYielder Model-based Parametrical Yield Optimizer

Posted by EDA Geek News Staff in EDA Tools on Tuesday, May 27, 2008

Infiniscale SA, the leading Model-based Analog design and Yield Optimization Company, announced TechYielder[tm] a unique powerful yield optimizer targeting advanced complex Analog Designs. For the first time, Infiniscale model-based parametrical yield optimizer offers designers the opportunity to maximize both yield and robustness in record time.

Infiniscale model-based TechYielder[tm] fills the need for yield optimization of complex analog, Advanced Mixed-Signal, and RF blocks, designed with sub 90 nm design kits. The extremely fast design turnaround gives the designer total freedom to try different options and trade-offs. Rather than design and then check yield, designers optimize directly performance distribution versus specifications.

"Analog Design for Yield (DFY) becomes a reality with TechYielder[tm]. Thanks to our unique modeling technology, we could achieve what the industry dreamed about for a long time, "says Firas Mohamed, Infiniscale CEO, "The tool gives the design solution that best yields to your specifications. TechYielder[tm] is unique because it goes beyond the traditional methods with the speed of models and the accuracy of simulators. Our model-based approach allows designers to yield, center, and optimize designs in matters of hours. This is a leap compared to any simulator-based approach that proved to be no longer efficient for nanometer scale designs. Using TechYielder[tm]", our beta customers from major IDMs, have completed design optimizations in record time with significant performance improvement, concluded Firas.

TechYielder[tm] is available and is part of the Infiniscale LYSIS[tm] environment.

TechYielder[tm] will be demonstrated at DAC 08
Booth 2860
June 9-12 at the Anaheim Convention Center in Anaheim, Calif.

About Infiniscale
Infiniscale is a provider of innovative software solutions that do address Analog design challenges performance, yield and predictable time to market for next generation devices. Founded in 2005, the privately held company is headquartered in Grenoble.

If you found this page useful, bookmark and share it on:

Possibly of Interest

 
EDA Geek Newsletter
Don't have time to visit EDA Geek everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:   

If you are familiar with RSS feeds, you can also sign up for our free news feed. Our RSS feed is updated in real-time while our newsletter is updated daily.