Fenix-DA Integrates Verific VHDL, Verilog Analyzers with Crossfire
Verific Design Automation said that Fenix-DA, developer of a new class of electronic design automation (EDA) tools aimed at quality assurance of integrated circuit (IC) design flows, has integrated Verific's VHDL and Verilog analyzers with Crossfire. Crossfire checks various views and formats of standard-cell libraries in an IC design-flow and validates that they all are alike. While Crossfire supported Verilog, it didn't support VHDL. Once Fenix-DA evaluated Verific's VHDL analyzer and implemented it with Crossfire, it replaced its internally developed Verilog analyzer with Verific's as well.
"Our core competency is in the analysis of layout and SPICE views, not the parsing of Verilog and VHDL models," says Chris Strolenberg, chief technology officer at Fenix-DA. "Rather than developing the expertise on our own, we chose to license the parsers from Verific. It was an excellent decision."
Verific's products serve as the front end to the most popular EDA tools for exploring, navigating, analyzing, documenting and modifying designs, including Verilog, SystemVerilog and VHDL parsers, analyzers and elaborators, and an RTL database. All are written in platform-independent C++ that compiles on Solaris, HP-UX, Linux and Windows platforms. Each is licensed as source code and come with support and maintenance.
Verific will demonstrate its products at the 45th Design Automation Conference (DAC) in booth #655 June 9-12 at the Anaheim Convention Center in Anaheim, Calif.
"Fenix-DA is building a new class of EDA tools to give project teams more control over the time to market for their designs," remarks Rob Dekker, founder and president of Verific. "We're delighted to be part of this effort."
About Fenix Design Automation
Fenix-DA specializes in the validation of IP elements, starting with libraries and moving toward more complex IP structures. This technology is essential to maintain and improve the quality and consistency of the design flow. Fenix-DA has offices in The Netherlands and Sunnyvale, Calif.
About Verific Design Automation
Verific Design Automation, with offices in Kolkata, India, and Alameda, Calif., is a leading provider of Verilog and VHDL front-end software founded in 1999 by EDA industry veteran Rob Dekker. Verific's software is used worldwide in synthesis, simulation, formal verification, emulation, debugging, virtual prototyping, and design-for-test applications, which combined have shipped more than 30,000 copies. Corporate headquarters is located at: 1516 Oak Street, Suite 115, Alameda, Calif. 94501. Telephone: (510) 522-1555. Facsimile number: (510) 522-1553.
Verific Design Automation acknowledges trademarks or registered trademarks of other organizations for their respective products and services.
If you found this page useful, bookmark and share it on:
Possibly of Interest
- Actel Improves Libero IDE with Verific's Front-end Software
- Verific Design Automation Gains Momentum with Netlist Only Parser
- Verific Comments on Open Source Release of Synopsys VMM Methodology
- Verific Hardware Component Links to Amber Timing Analysis Solution
- Verilog Netlist Parser Integrates with Concise Logic Optimization System
If you are familiar with RSS feeds, you can also sign up for our free news feed. Our RSS feed is updated in real-time while our newsletter is updated daily.
