Altera to Showcase SDR, Military Solutions at Software Radio Summit

Posted by EDA Geek News Staff in FPGAs on Wednesday, February 20, 2008
PLDA Announces PCIe GEN 2 FPGA IP Core for Altera Stratix II GX »
« Lattice 17K LUT LatticeXP2-17 FPGA Enters Volume Production

At the Software Radio Summit, Altera Corporation (NASDAQ:ALTR) will showcase how its programmable logic solutions bolster software-defined radio (SDR) designs and other military applications to meet size, weight and power (SWaP) requirements. Conference attendees visiting Altera’s booth will see demonstrations of products that enable SDR designers to:

  • Use smaller batteries and power supplies
  • Support relaxed thermal cooling requirements
  • Facilitate redirection of power budgets to other functions

Demonstrations in Altera’s booth include:

  • Altera’s 65-nm Low-Power FPGAs:
    The newest members of Altera’s low-cost, low-power Cyclone(R) family, Cyclone III FPGAs, were designed to address the extreme SWaP challenges faced by military platforms, such as supporting the SRW (waveform) in handheld platforms.
  • BittWare’s Software Programmable Reconfiguration (SPR) Platform:
    BittWare’s SPR Platform demonstrates how BittWare’s ATLANTiS FPGA framework leverages the low power and high capacity of Altera(R) FPGAs to enable SPR and rapid development of SDR applications.
  • PrismTech’s SDR Middleware and Development Tools
    PrismTech’s model-driven development tools and Integrated Circuit ORB (ICO) allow waveform developers to port their SDR designs to Altera FPGAs.

Software Radio Summit USA
Sheraton Premier Hotel at Tyson’s Corner
Vienna, VA
Monday, February 25, to Thursday, February 28, 2008
Visit Altera in booth #3

More information: Altera at the Software Radio Summit

Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations and all other words that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries.

If you found this page useful, bookmark and share it on:

PLDA Announces PCIe GEN 2 FPGA IP Core for Altera Stratix II GX »
« Lattice 17K LUT LatticeXP2-17 FPGA Enters Volume Production

Possibly of Interest

 
EDA Geek Newsletter
Don't have time to visit EDA Geek everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free news feed. Our RSS feed is updated in real-time while our newsletter is updated daily.