Inphi® Corporation announced the 1385DX, a 12.5 Gbps 1:8 Demultiplexer with Latched Comparator Input operating at bit rates from DC to 12.5 Gbps. Part of the High Speed Logic family of devices, the 1385DX, with its high sensitivity latched comparator input and auto-synchronizing demultiplexer, enables test and measurement, defense, and aerospace designers to develop high speed data acquisition front ends and to deserialize high speed signals.
“Validation of multi-gigabit serial interfaces in the next generation server memory architecture is difficult with extremely stringent performance and signal integrity requirements,” said Levi Murray, Vice President, Technology Enabling and Infrastructure Development for Advanced Micro Devices. “Inphi has designed the 1385DX to enable us to properly characterize and validate these interfaces and to meet our performance and time-to-market objectives in a cost effective manner.”
The 1385DX features a high-speed sampling clock and high-bandwidth latched comparator input that can be used to sample high-bandwidth analog signals and demultiplex them to a lower data rate for post-processing via a low speed FPGA or ASIC. Additionally, the high bandwidth input supports digital signals up to 12.5 Gbps, which are latched and deserialized to an eight bit parallel output bus. The 1:8 deserialization, coupled with an on-chip synchronization circuit and adjustable output levels, allow the use of multiple demultiplexers in parallel, with automatic alignment of the parallel output buses of the demultiplexers.
The 1385DX accepts a single external clock at up to 12.5 GHz that samples the input signal from the high-bandwidth comparator. Internally generated clocks are used for demultiplexing the latched input signal to an eight-bit parallel data bus. The device outputs a full-rate clock (1/s of the input clock) or half-rate clock (1/16 of the input clock) as determined by the CLKSEL input.
The DEMUX’s built-in synchronization circuit allows two or more 1385DXs to be automatically synchronized using a master/slave mode, in which the slave DEMUX synchronizes to a signal (CK16) from the master, or a slave/slave mode, in which both 1385DX’s are synchronized to an external master clock (1/16 of the input clock frequency). Synchronization occurs within at most 152 periods of the input clock.
Key Features and Benefits:
|Supports clock rates up to 12.5 GHz||Maximizes system bandwidth|
|Low Deterministic (10 ps pp) and Random Jitter (2 ps RMS), and Fast rise and fall times: 75 ps||Clean clocks and wide-open data eyes alleviate layout design constraints|
|Automatic synchronization of multiple 1385DX demultiplexers||No additional external components to align phases of multiple 1385DX parallel data buses|
|Differential CML outputs with common mode adjust and 500 mVpp differential amplitude||Make direct connections (no external components) to low-power FPGAs|
|High-sensitivity latched comparator input with front-end bandwidth of 14 GHz||Sample multi-GigaHertz signals with greater accuracy|
The 12.5 Gbps 1:8 Demultiplexer with Latched Comparator Input operates from a standard +3.3 V power supply. It is currently shipping in pre-production quantities in an 8×8 mm QFN package or on an evaluation board with SMA connectors, and full production is expected to begin in Q1 2008.
About Inphi Corporation
Inphi Corporation designs and develops integrated circuits that consistently deliver the industry’s highest performance and best signal integrity for processing high-speed digital data in computing and communications systems. The company is a leading supplier of memory interface logic, optical components and High Speed Logic that deliver the world’s highest performance as measured by signal integrity. Leading corporations rely on Inphi for components that transport, store, deliver, and test high-speed data for the world’s most innovative high-performance communications and computing systems. Inphi is recognized as a global technology leader for its innovative designs, dedication to the development of open standards, and excellence in R&D.