Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic-design innovation, and Faraday Technology Corp. (TAIEX:3035), a leading fabless ASIC and IP company, announced that Faraday has adopted Cadence(R) system-in-package (SiP) digital co-design technology. This technology strengthens Faraday’s substrate design capability and enables the company to provide SiP implementation capability to the market.
Today’s fabless design companies are striving to shorten their design cycle times by prototyping as early as possible in the development stage. Cadence SiP digital co-design technology is seamlessly integrated with Cadence Encounter(R) technology to deliver compatibility with the chip design teams’ IC flow, as well as provide compliance with the IC technology file.
“We needed technology that brings automation, integration, reliability and repeatability to SiP co-design, and we found that Cadence offers a total solution,” said Kun-Cheng Wu, director of the Design Development Division at Faraday. “The SiP digital co-design technology streamlines the integration of multiple high-pin-count chips onto a single substrate, and helps us bring a more comprehensive ASIC service portfolio to our customers.”
In addition to its value to system and package houses, the Cadence SiP co-design technology enables design service organizations and fabless ASIC companies to provide their customers with SiP-aware designs. Cadence SiP Digital Layout is a complete constraint- and rules-driven package substrate layout environment that supports all major packaging methods, including PGA, BGA, micro-BGA and chip scale, as well as flip-chip and wirebond attach methods.
“The cooperation with Faraday not only demonstrates our capability to offer SiP design solutions for the whole supply chain but also sets a milestone for Taiwan semiconductor next-generation technologies,” said Willis Chang, country manager of Cadence Taiwan. “For Encounter users, the flow from chip floorplanning to chip optimization is leveraged through a co-design methodology that allows for integration across the IC and SiP design teams.”
About Faraday Technology Corporation
Faraday Technology Corporation is a leading silicon IP and fabless ASIC vendor. The company’s broad silicon IP portfolio includes 32-bit RISC CPUs, DSPs, MPEG4, H.264, PHYs/Controllers for USB 2.0, 10/100 Ethernet, Serial ATA, PCI Express, Cell Library and Memory Compiler. With more than 750 employees and 2006 revenue of US$171 million, Faraday is one of the largest fabless ASIC companies in the Asia-Pacific region, and it also has a significant presence in other world-wide markets. Headquartered in Taiwan, Faraday has service and support offices around the world, including the U.S., Japan, Europe, and China.
Cadence enables global electronic-design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2006 revenues of approximately $1.5 billion, and has approximately 5,200 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry.
Cadence and Encounter are registered trademarks, and the Cadence logo is a trademark of Cadence Design Systems, Inc.