Aldec Announces ALINT Verilog Linting Engine for STARC RTL Designs
Aldec, Inc., a pioneer in mixed-language simulation and advanced design tools for ASIC and FPGA devices, announced the release of new advanced Verilog linting engine - ALINT(TM) - that complies with the second edition of the STARC "RTL Design Style Guide." ALINT supports rules that cover various levels of RTL design cycle: from simple coding style rules and use of language constructs to complex constraints in synthesis and DFT areas. The new linting engine from Aldec provides flexible configuration features that allow companies to control implementation of corporate design guidelines.
ALINT Capabilities
ALINT automatically extracts the synthesizable subset of verilog code and performs checks against the use of improper constructs for synthesis, incompletely specified conditional statements, potential problems with resource sharing in the synthesized netlist, simulation/synthesis mismatches, such as incomplete sensitivity lists or functions, mistakes with multiple assignments to the same signal.
A built-in synthesis emulation framework automatically converts extracted RTL to the verilog netlist model and allows detection of unwanted latches and flip-flops with fixed values on the inputs, detection of problems with asynchronous controls of inferred flip-flops and issues with inferences of tri-state buffers.
ALINT is also capable of performing the checks at the chip netlist level by analyzing the netlist model of the whole chip. Analyzing the whole chip allows for the monitoring of typical DFT problems, such as the influence of global clock signals on non-clocking ports, uncontrollability of clocks, unwanted synchronous feedbacks and unwanted direct connections of flip-flop/latch outputs to control lines of other storage elements.
ALINT Availability
The new ALINT option is fully integrated with Aldec's Riviera 2007.06 simulator. ALINT is available today on Windows, Linux-32/64 and Sun platforms.
About STARC
Semiconductor Technology Academic Research Center (STARC) was established in December 1995 with investment from Japan's leading semiconductor suppliers to reinforce semiconductor design capability.
About Aldec
Aldec, Inc., established in 1984, is committed to delivering high-performance, HDL-based design verification software for UNIX, Linux, Solaris and Windows platforms.
ALINT is a trademark of Aldec, Inc.
If you found this page useful, bookmark and share it on:
Possibly of Interest
- Aldec Debuts ALINT Stand Alone Verilog Design Rule Checker
- Aldec ALINT 2008.06 Features Clock Domain Crossing Rule Sets
- Aldec Rolls Out Riviera-PRO 2007.10 for ASIC/FPGA Verification
- Aldec Expands in Japan with New Office
- Aldec Offers Student Edition of Active-HDL for Free
If you are familiar with RSS feeds, you can also sign up for our free news feed. Our RSS feed is updated in real-time while our newsletter is updated daily.
