Nanovata Design Automation to Develop Interconnect Optimization Tools
Nanovata Design Automation Inc. has been formed to develop and market new interconnect optimization technology and tools for IC designers who are working on complex SoCs (system-on-chip) designs at 90nm, 65nm and 45nm process technologies, with an emphasis on timing, signal integrity, yield and manufacturability improvement.
Nanovata has developed a new generation of shape-based IC routing technology that optimizes a layout to gain the best timing and yield towards the sign-off quality that current market tools cannot achieve. In short, it takes a layout and optimizes timing, SI, yield and manufacturability.
Nanovata was founded in March 2005 by former Avant! and SPC(Silicon Perspective Corporation) alumni, including Jeong-Tyng(J.T.) Li (CEO and founder), Chung-Do Yang (founder), Chih-Liang Cheng (founder) and Hsi-Chuan Chen (founder). The founders were leaders in the Milkyway/Apollo/Astro and First Encounter product teams, respectively.
Nanovata’s Board of Directors is composed of J.T. Li, and industry investors Sang Wang and Frank Lin. The company’s technical advisor is Professor Malgorzata Marek-Sadowska from UC Santa Barbara. The company is privately funded by angel investors and Trident Microsystems, Inc.
Li, stated, “Timing, including signal integrity, continues to be a major issue in chip design. Many iterations are required. At 90nm and below, the foundries’ yield-enhancing rules add a new complexity to chip designs and the resulting layout changes affect timing – often in a negative way. A convergent optimization to achieve multiple objectives is needed to tape out sooner. Furthermore, high-yield-enhancing layouts are necessary to produce greater profit in this competitive market.”
Li continued, “With this market opportunity in mind, we believed that the best approach to developing technology was spacing-centric routing. We decided that any successful product also had to provide a unified sign-off quality, design-rule checking and fixing engine, to deliver fast clean convergent results with minimal layout perturbation.”
Nanovata will be meeting with interested and prospective parties in booth 672 at the 2007 Design Automation Conference.
About Nanovata
Nanovata Design Automation provides a new generation of spacing-centric interconnect optimization tools. Nanovata’s products improve timing, signal integrity and yield simultaneously. The multi-mode multi-corner timing analysis, multi-threaded application programs and intelligent virtual memory make it possible to deliver optimized layout results for multi-million-cells design within a few hours. Privately held, Nanovata was founded in 2005 in Santa Clara, CA. Its corporate headquarters is at 2975 Scott Blvd., Suite 120, Santa Clara, CA 95054. Telephone: (408) 988-8998.
If you found this page useful, bookmark and share it on:
Possibly of Interest
- Extreme DA to Demonstrate GoldTime at Design Automation Conference
- CLK Design Automation Acquires Synchronous Design Automation
- SiSoft Quantum-SI Tool Integrates with Synopsys HSPICE Simulator
- Apache Design Offers Power Analysis Technical Webinar
- STMicroelectronics Adopts Altos Variety LX for Characterization
If you are familiar with RSS feeds, you can also sign up for our free news feed. Our RSS feed is updated in real-time while our newsletter is updated daily.
