Lattice Semiconductor Launches LatticeXP2 FPGA Family

Lattice Semiconductor Corporation (NASDAQ: LSCC) announced the availability of its third generation non-volatile FPGAs, the LatticeXP2(TM) family. With enhanced capabilities, the LatticeXP2 family doubles maximum logic capacity to 40K Look Up Tables (LUTs), improves performance 25% and adds dedicated DSP blocks, all while reducing the price per function by up to 50%. Power consumption has also been optimized on the 1.2-volt process technology, reducing static power usage by 33%. Designed using the industry’s most advanced non-volatile FPGA technology, a 90nm embedded Flash process co-developed with Lattice’s foundry partner Fujitsu, the LatticeXP2 devices provide the “instant-on” and reduced footprint benefits of earlier Lattice non-volatile devices, while also enhancing design security, RAM back-up and live update capabilities.

This latest product announcement comes over two years after the introduction of the previous generation 130nm LatticeXP(TM) family and demonstrates Lattice’s ongoing commitment to leadership in the non-volatile FPGA segment. With over 20 years of experience in the non-volatile programmable logic arena, Lattice’s market experience has demonstrated repeatedly that as the premium charged for a non-volatile solution is reduced at each new process node, significantly more users will take advantage of the benefits of non-volatility.

“FPGA designers have enthusiastically accepted our prior generation, the LatticeXP Flash-based FPGA family, with thousands of cumulative design-ins worldwide to date,” said Stan Kopec, corporate vice president of marketing at Lattice Semiconductor. “We’re gratified that this success has attracted the attention of one of our larger competitors who has recently attempted to jump on the non-volatile bandwagon, albeit with hybrid, multi-die devices that do not deliver the full advantages of our non-volatile FPGAs. The broad array of enhancements found in our new LatticeXP2 non-volatile FPGAs, reflecting our ‘More of the Best’ philosophy, is the result of our ongoing dialog with designers who have used our LatticeXP devices. With enhanced features and lower prices, LatticeXP2 devices will further expand the use of non-volatile FPGA technology and accelerate the growth of this increasingly important segment of the FPGA market.”

The LatticeXP2 Family
The LatticeXP2 family consists of five members, with capacities from 5K to 40K 4-input Look Up Tables (LUTs). Embedded block memory provides up to 885Kbits in 18Kbit dual port blocks. For small scratch pad memories, LUTs can also be converted into small, distributed memory blocks. To support increasingly common DSP applications, up to 12 sysDSP(TM) blocks provide hardwired high-performance pipelined multiply and accumulate functions. The devices have up to four Phase Locked Loops (PLLs) that allow designers to align and synthesize clocks as required in their designs.

With power consumption such an increasing concern today for system designers, Lattice designed the LatticeXP2 family to use a 1.2-volt core voltage for low power consumption. In addition, the circuit design was tuned to reduce static power per logic function by approximately 33% overall. This means that while the largest device density has doubled to 40K LUTs compared to the 20K LUTs on the largest LatticeXP2 density, the static power consumed by the largest LatticeXP2 family member has increased by only 34%.

I/O capacities for the family range from 86 to 540 pins. Flexible I/O buffers support the most popular I/O standards, including LVCMOS, SSTL, HSTL and LVDS. These buffers are supported by pre-engineered I/O logic that simplifies the implementation of Double Data Rate (DDR) and source synchronous standards. This combination provides support for DDR2 memory interfaces at 400Mbps, high performance ADC/DACs at up to 750Mbps and 7:1 LVDS display interfaces at above 600Mbps. LatticeXP2 devices are available in a number of space saving Chip Scale Ball Grid Array (csBGA) packages, thin as well as standard Fine Pitch Ball Grid Array (ftBGA and fpBGA) packages and popular TQFP and PQFP options.

flexiFlash Architecture
Flash memory blocks are embedded within LatticeXP2 FPGAs to store the device configuration, providing a true single chip solution that Lattice calls the flexiFlash(TM) architecture. At power up or on user command, the data stored in the Flash memory is transferred into SRAM cells that control the configuration of the device. This transfer is done in a massively parallel fashion, enabling the device logic to be available in approximately 1mS, well ahead of the other devices in the system and much faster than SRAM-based FPGAs that use external boot PROMs, regardless of whether they are provisioned separately on-board or stacked in the same package. This instant-on capability is critical for many system functions such as power up sequencing, address decoding and reset logic.

By keeping the configuration bitstream on-chip, the LatticeXP2 devices are also inherently more secure than alternative multiple device or multi-chip module solutions. This security is enhanced by configuration read-back protection modes. A 64-bit erase/program lock protects against accidental or unauthorized device programming. A one time programmable (OTP) mode is provided for ultimate protection against unauthorized programming. Optional 128-bit AES encryption can be used to secure programming data being passed into the device.

The devices support up to 885Kbits of FlashBAK memory. This exclusive capability allows Embedded Block RAMs to be initialized at power up from Flash memory. During device operation, designers can also choose to write updated data from the block RAM back into the Flash memory. This provides a method to store data such as Power On Self Test (POST), microprocessor code and calibration data. An additional 0.6 to 3.3kbits of Flash memory is provided in the form of Serial TAG memory for general-purpose use by system designers for storage of device revision data, board identifiers and other data.

A Comprehensive Solution for Field Updates
Increasingly, electronic equipment is designed to support field updates and bug fixes. It is critical that these updates are done reliably, securely and, in many cases, without interrupting equipment operation. The LatticeXP2 devices address these three requirements. To protect against incomplete new configuration downloads due to communication or system failures during field updates, a “golden configuration” can be stored in an optional external SPI boot memory and the LatticeXP2 device can boot automatically from this configuration if bitstream errors are detected. An on chip, user defined 128-bit AES decryption key and associated circuitry allows programming data to be encrypted and securely sent to the device remotely, preventing program intercept and piracy. The devices also support TransFR(TM) (Transparent Field Reconfiguration) technology that allows new configurations to be loaded into the LatticeXP2 device while the I/O states are precisely controlled, allowing new configurations to be applied while the overall equipment continues to operate.

A New Generation of Design Tools
Concurrent with the announcement of the LatticeXP2 family, Lattice is also releasing a new generation of its ispLEVERâ design tool suite, ispLEVER version 7.0 (please see the separate ispLEVER press release dated today). In addition to providing design support for theLatticeXP2 family, the version 7.0 release provides major general enhancements including substantial speed and utilization improvements for all Lattice FPGA families, a greatly enhanced Power Calculator module, the entirely new Reveal(TM) design analysis tool with the industry’s most advanced logic analysis triggering capabilities and many other enhancements. ispLEVER version 7.0 will be shipped by the end of June to all Lattice registered software users on maintenance contract.

Availability and Pricing
Samples of the first member of the LatticeXP2 family, the 17K LUT LatticeXP2-17, in 208PQFP, 256ftBGA and 484fpBGA packages are available now. Lattice plans to bring the entire device family to market during 2007. The LatticeXP2-17 will be priced as low as $12.00 in 100,000 unit quantities for delivery in 2008.

About Lattice Semiconductor
Lattice Semiconductor Corporation provides the industry’s broadest range of Programmable Logic Devices (PLD), including Field Programmable Gate Arrays (FPGA), Complex Programmable Logic Devices (CPLD), Mixed-Signal Power Management and Clock Generation Devices, and industry-leading SERDES products. Lattice continues to deliver “More of the Best” to its customers with comprehensive solutions for system design, including an unequaled portfolio of high-performance, non-volatile and low-cost FPGAs. Lattice products are sold worldwide through an extensive network of independent sales representatives and distributors, primarily to OEM customers in communications, computing, industrial, consumer, automotive, medical and military end markets.

Lattice Semiconductor Corporation, Lattice (& design), L (& design), LatticeXP, LatticeXP2, FlexiFlash, FlashBAK, sysDSP, Reveal, TransFR and specific product designations are either registered trademarks or trademarks of Lattice Semiconductor Corporation or its subsidiaries in the United States and/or other countries.