TSMC 65nm Libraries Support Common Power Format

Posted by EDA Geek News Staff in EDA Tools on Friday, March 30, 2007

Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic design innovation, and Taiwan Semiconductor Manufacturing Company (TSMC) (NYSE: TSM), the world's largest dedicated semiconductor foundry, announced the availability of 65-nanometer, low-power libraries from TSMC supporting the Common Power Format (CPF).

Cadence also announced that it has extended its existing TSMC library distribution agreement to include these libraries.

"Low-power design automation for advanced designs is a major contributing factor to increasing the adoption rate for 65-nanometer technology," said Kuo Wu, director of design service marketing at TSMC. "By automating the use of TSMC developed low-power libraries, we're making it easier for designers of low-power design to realize benefits and improved manufacturability."

TSMC is a founding member of the Power Forward Initiative and has collaborated with Cadence on a number of low-power proof-point projects going back to 2003, including the most recent validation of CPF-based design technologies using TSMC's 65-nanometer libraries.

"Cadence and TSMC have worked closely on low-power techniques since 2003," said Jan Willis, senior vice president, Industry Alliances at Cadence "The CPF-enabled design flow that we have proven through our collaborative work delivers the productivity necessary to accelerate the adoption of advanced low-power design techniques."

About TSMC
TSMC is the world's largest dedicated semiconductor foundry, providing the industry's leading process technology and the foundry industry's largest portfolio of process-proven libraries, IP, design tools and reference flows. The Company's total managed capacity in 2006 exceeded seven million (8-inch equivalent) wafers, including capacity from two advanced 12-inch GigaFabs, four eight-inch fabs, one six-inch fab, as well as TSMC's wholly owned subsidiaries, WaferTech and TSMC (Shanghai), and its joint venture fab, SSMC. TSMC is the first foundry to provide 65nm production capabilities. Its corporate headquarters are in Hsinchu, Taiwan.

About Cadence
Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2006 revenues of approximately $1.5 billion, and has approximately 5,200 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry.

Cadence is a registered trademark and the Cadence logo is a trademark of Cadence Design Systems, Inc.

If you found this page useful, bookmark and share it on:

Possibly of Interest

 
EDA Geek Newsletter
Don't have time to visit EDA Geek everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:   

If you are familiar with RSS feeds, you can also sign up for our free news feed. Our RSS feed is updated in real-time while our newsletter is updated daily.