eASIC Corporation, a provider of Structured ASIC devices and Configurable Logic IP, announced the availability of ARM AMBA Platform IP (PIP-AMBA) from CAST for eASIC’s 90nm Nextreme Structured ASIC product family. CAST, who joined the company’s newly established eZ-IP Alliance program, will partner with eASIC to provide customers with the essential IP cores and software infrastructure for eASIC’s soft ARM926EJ microprocessor core.
The PIP-AMBA package will enable designers to successfully and rapidly build complete embedded systems using the industry standard ARM926EJ processor in a configurable logic fabric. The unique combination of the ARM926EJ core, the CAST PIP-AMBA and the Nextreme logic fabric enables designers to build cost-optimized custom embedded systems in a zero mask charge and no minimum order quantity.
“We’re extremely pleased to be a charter partner in eASIC’s eZ-IP Alliance program, and we see big benefits for our new common customers,” said Hal Barbour, president of CAST. “The combination of our PIP-AMBA ‘SoC kernel’ with the ARM926EJ processor now provides one of the quickest, least-expensive ways to develop custom embedded systems.”
“By partnering with ARM, CAST, and other leading IP core providers, eASIC aims at helping its customers gain competitive advantage, leveraging the combined benefits of reusable cores with low-power and low-cost Structure ASICs,” commented Jasbinder Bhoot, Senior Director of Marketing at eASIC. “CAST, who has been providing high quality IP cores for cell-based ASIC and FPGA vendors for many years, understands the benefits and limitations of these technologies and can now broaden its customer reach by including Structured ASICs. We welcome CAST to our eZ-IP Alliance and we look forward to working together to answer customer needs that are currently not being addressed by those vendors.”
CAST PIP-AMBA Package
The PIP-AMBA package includes an AHB, an AHB Arbiter, an APB Bridge, a watchdog timer, two timers, a Scalable Interrupt Controller, two 16550 UARTs with FIFOs, General Purpose I/O (GPIO), an Internal SRAM, an external bus interface and a SDRAM controller. It includes the multi-master and arbitration features of the high-performance AHB bus, and a bridge to the slower APB peripherals bus. The architecture makes it straightforward to add additional IP cores or custom logic to either bus.
The PIP-AMBA includes everything required for successful implementation:
- HDL RTL source code for the included cores
- Essential software, including boot code and device drivers
- Sophisticated HDL Testbench, including external models and interfaces
- Simulation script, vectors, expected results, and comparison utility
- Synthesis script
- Comprehensive user documentation, including detailed specifications and a system integration guide
eASIC has established the eZ-IP Alliance program to form partnership with reputable semiconductor IP core providers, committed to developing highly optimized IP cores for Nextreme Structured ASICs. eZ-IP Alliance members benefit from leveraging eASIC’s unique via-based routing interconnect technology to develop Structured ASIC solutions that are typically up to 10 times lower in power consumption than FPGAs, but require no mask charges and no minimum order quantity, unlike traditional cell-based ASICs. The FPGA, ASIC and system designers can benefit from a vast IP cores offering, proven in silicon, which will enable them to reduce design risk, significantly cut development time and cost by using pre-engineered functional modules in a configurable platform.
eASIC is a fabless semiconductor company offering breakthrough Structured ASIC devices and Configurable Logic IP aimed at dramatically reducing the overall fabrication cost and time of customized semiconductor chips. Low-cost, high-performance and fast-turn ASIC and System-on-Chip designs are enabled through patented technology of FPGA-like programmable logic coupled with ASIC-like Via-layer customizable routing. This innovative fabric efficiently employs mask-less customization with Direct-write e-Beam, and thus allows eASIC to offer NRE-free Structured ASICs. Founded in 1999, eASIC Corporation is privately held, headquartered in Santa Clara, California. Investors include Vinod Khosla, Kleiner Perkins Caufield and Byers (KPCB), Crescendo Ventures, and Evergreen Partners.
About CAST, Inc.
CAST provides over 100 popular and standards-based IP cores for ASICs and FPGAs. The company is headquartered near New York City, partners with IP developers around the world, and works with select sales consultants and distributors throughout Europe and Asia.