EDA News - electronic design automation, semiconductor

Share/BookmarkSubscribe

CebaTech Presents at ESL for FPGA Training, Joins Xilinx Alliance

Posted by Ken Cheung in FPGAs on Wednesday, November 1, 2006

CebaTech Inc. today announced that it has joined the Xilinx Alliance Program. This program is designed to provide customers with total solutions, combining Xilinx programmable logic with key technologies from program members, including IP cores, EDA, DSP and embedded development tools, design services, board-level products, integrated circuits and electronic components.

CebaTech will also participate in the Xilinx ESL for FPGA Training Forum on November 6, 2006 at the Hilton Hotel, San Jose, Calif. The event will provide an opportunity for the design community to gain an understanding of the usage and immediate benefits of electronic system level (ESL) tools and methodologies as they apply to field programmable gate array (FPGA) design.

At the training forum, CebaTech, also a member of the Xilinx ESL Initiative to accelerate adoption of system level design for FPGAs, will host four 90-minute sessions covering their C-to-RTL compiler technology. System architects, hardware designers, and software engineers have the opportunity to attend one of these sessions to learn how untimed ANSI C code can be used to implement complex software algorithms in FPGA hardware. The complete flow, from C source code to RTL code generation, RTL simulation, and Xilinx ISE-based FPGA synthesis, will be presented and demonstrated.

ESL for FPGA Training Forum
November 6, 2006, 8:00AM to 5:00PM
Hilton Hotel, San Jose, CA
Register

About CebaTech
Founded in early 2004 and headquartered in Eatontown, NJ, CebaTech Inc develops ESL tools and intellectual property modules that accelerate the development and realization of software algorithms and complex communication protocols in silicon. CebaTech’s products will include high-value,10G TCP/IP cores for networking, storage, and communication systems and servers as well as ESL technology that transforms SoC/ASIC/ FPGA development into a top-down design process, alleviating existing verification bottlenecks, reducing costs and accelerating time to market. CebaTech is privately held, with venture funding from 2M, SAS and NJTC.

Related Posts with Thumbnails

Custom Search

EDA Geek Newsletter
Don't have time to visit EDA Geek everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free news feed. Our RSS feed is updated in real-time while our newsletter is updated daily.