EDA News - electronic design automation, semiconductor

Share/BookmarkSubscribe
Archive for September 2006

Free XJRunner XJTAG Boundary Scan Development System

Posted by Ken Cheung in Test Solution on Wednesday, September 27, 2006

XJTAG, a leading supplier of boundary scan development tools, is offering UK-based contract electronic manufacturers (CEMs) a free XJRunner, the production-optimised version of its XJTAG boundary scan development system.

Read more »

MathWorks Upgrades Control System Toolbox and Simulink Software

Posted by Ken Cheung in Industrial,Models, Simulations on Wednesday, September 27, 2006

The MathWorks today announced major upgrades to three of its control design software products—Control System Toolbox 7, Simulink(R) Control Design 2, and Simulink(R) Response Optimization 3. The new versions provide a stronger integration with Simulink(R) to create a streamlined platform for control design and optimization using Model-Based Design. A new graphical user interface (GUI) unifies the three products, enabling control engineers of all experience levels to now tune and optimize control systems on multidomain plant models directly in Simulink.

Read more »

Altera, Northwest Logic Announce 667-Mbps DDR2 SDRAM Interface

Posted by Ken Cheung in FPGAs,IP Cores on Wednesday, September 27, 2006

Altera Corporation (Nasdaq: ALTR) and Northwest Logic today announced the immediate availability of a hardware-proven, 667-Mbps DDR2 SDRAM interface for Altera’s high-density Stratix(R) II and Stratix II GX FPGAs. This interface combines Altera’s auto- calibration DDR2 PHY and Northwest Logic’s full-featured DDR2 SDRAM Controller Core to significantly simplify DDR2 SDRAM interface design while maximizing memory throughput.

Read more »

TI Creates World’s Lowest Cost Floating-Point DSP

Posted by Ken Cheung in DSPs on Wednesday, September 27, 2006

Expanding on the industry’s largest portfolio of digital signal processors (DSPs), Texas Instruments Incorporated (TI) (NYSE: TXN) today announced the industry’s lowest cost floating-point DSP, the TMS320C6720 DSP, designed for cost-sensitive applications, such as musical instruments, medical, biometrics, radio broadcasting, audio conferencing, instrumentation and industrial applications . TI floating-point DSPs, including the C6720 DSP priced at $5.75 (10KU), are based on the TMS320C67x(TM) DSP generation.

Read more »

IMEC, Partners to Present Record Number of IEDM Papers at IEEE Meeting

Posted by Ken Cheung in Research on Wednesday, September 27, 2006

IMEC, Europe’s leading independent nanoelectronics and nanotechnology research institute, will present together with its core partners 17 papers at the IEEE International Electron Devices Meeting (December 11 -13, 2006, San Francisco). This record in number of papers at one of the world’s leading conferences on semiconductor technologies, showcases the success of IMEC’s global R&D efforts to create solutions for (sub-)32nm scaling.

Read more »

LG Innotek Introduces Certified 1181 HD Radio Module Designs

Posted by Ken Cheung in EDA Tools on Wednesday, September 27, 2006

LG Innotek, a licensed iBiquity Digital Corporation partner, announced today that it has released two HD Radio module designs for tabletop and home HD Radio receivers. Both the TMHA-H001T and TMHA-H501T module designs were certified as compliant with iBiquity Digital Corporation’s 1181 Reference Design. Each module can be configured to operate in either Master or Slave Mode settings. The following hardware and software configurations are available in mass production quantities to all HD Radio licensees:

Read more »

Lattice Semiconductor Offers Free 7:1 LVDS Interface Reference Design

Posted by Ken Cheung in EDA Tools on Wednesday, September 27, 2006

Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced the availability of a free display interface reference design that illustrates how to use the pre-engineered I/O components within its low cost LatticeECP2(TM) and new LatticeECP2M(TM) FPGA families (collectively referred to as “LatticeECP2/M” devices) to implement the “7:1″ source synchronous LVDS (Low Voltage Differential Signaling) interfaces commonly found in display applications. Lattice also announced its plans for a series of daughter boards that can be used with the existing LatticeECP2 Advanced Evaluation board to quickly test this reference design for display applications. By integrating the 7:1 LVDS interfaces within its FPGAs, Lattice enables designers to reduce component count and system cost.

Read more »

TetraMAX Test Tool Triples Speed of Automatic Test Pattern Generation

Posted by Ken Cheung in Test Solution on Wednesday, September 27, 2006

Synopsys, Inc. (Nasdaq: SNPS), a world leader in semiconductor design software, today announced enhancements to its TetraMAX(R) automatic test pattern generation (ATPG) product that result in a typical speedup of three times (3x) or more in runtime performance across all design styles compared with the previous version. The faster ATPG runtime for both stuck-at and transition delay testing provides substantial productivity gains for designers involved in creating high-quality manufacturing tests.

Read more »

LynuxWorks Announces LynxOS-SE RTOS with Time-Space Partitioning

Posted by Ken Cheung in RTOS on Wednesday, September 27, 2006

As the need for open, high-performance systems expands in the military/aerospace and embedded technology markets, LynuxWorks, Inc., a world leader in the embedded software market, continues to respond with innovative solutions. Today at the Embedded Systems Conference, LynuxWorks unveiled its most recent innovation, LynxOS-SE(R), the first and only time-space partitioned, hard real-time operating system (RTOS) offering POSIX(R) and Linux(R) application support for performance and safety-critical environments such as those found in the military and aerospace industries.

Read more »

Tundra Selects Daniel Hoste for Chief Executive Officer

Posted by Ken Cheung in Other on Wednesday, September 27, 2006

Tundra Semiconductor Corporation (TSX:TUN), the world leader in System Interconnect, today announced that Daniel Hoste has been appointed President and Chief Executive Officer (CEO) of the Company effective immediately. Mr. Hoste has also been appointed to the Company’s Board of Directors. Since joining Tundra as Vice President of Products in 2005, Mr. Hoste has been a key member of the Tundra executive team, contributing to the Company’s strategic direction and continued growth as the senior executive responsible for product marketing and operations.

Read more »

« Newer Posts || Older Posts »

Custom Search

EDA Geek Newsletter
Don't have time to visit EDA Geek everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free news feed. Our RSS feed is updated in real-time while our newsletter is updated daily.