Cadence Design Systems today announced it is extending its technology leadership in test and yield diagnostics with new compression and yield diagnostics capabilities. The new release of Cadence Encounter Test addresses the escalating cost of manufacturing high quality silicon with expanded support for non-proprietary, on-chip exclusive-or (XOR) test data compression structures. The new compression capability enables multi-vendor interoperability between Automatic Test Pattern Generation (ATPG) and diagnostics products and allows the use of a single pass diagnostic flow.
“High test coverage and solid support for multiple test data compression architectures are key requirements toward achieving our quality goals relative to cost of test and cost of product,” said Raj Raina, manager, DFM/DFT Methodology, Freescale Semiconductor. “We are very pleased with the addition of the latest XOR compression architecture in Encounter Test. It provides minimum design impact, exceeds our compression requirements, achieves the necessary test coverage, and supports one-pass diagnostics methodology.”
This new test capability supports input side decompression based on an XOR spreading network fan-out, while on the output side, the compression uses XOR tree compaction with optional x-state masking. This augments Cadence’s highly effective OPMISR+ (on-product multiple input shift register) architecture widely deployed by Cadence Encounter Test customers. Either compression architecture is easily inserted with Test & Measurement World’s 2005 Best in Test Award winning Encounter Test Architect.
In addition, the Encounter Test Diagnostics capability has been expanded from logical domain to localisation of physical structures within the design that cause yield loss. These structures are highlighted with a new, intuitive, easy-to-use, full-function physical browser. This browser quickly correlates a diagnostic callout to a net, including its metal layer and encompassing vias and contacts to help speed Physical Failure Analysis (PFA).
“This new release continues Encounter Test’s strong tradition of innovation and integration for delivering higher value to our customers,” said Sanjiv Taneja, vice president of R&D at Cadence. “Our customers will benefit from accelerated yield ramp and lower test cost enabled through new innovations in compression and yield diagnostics embodied in this release.”
Cadence Encounter Test is a key technology of the Cadence Encounter digital IC design platform and helps delivers the industry’s most advanced test solution from RTL to silicon. This new technology is available now.
Cadence enables global electronic-design innovation and plays an essential role in the creation of today’s integrated circuits and electronics systems. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, printed-circuit boards and systems used in consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2005 revenues of approximately $1.3 billion, and has approximately 5,000 employees. The company is headquartered in San Jose, Calif., with sales offices, design centres, and research facilities around the world to serve the global electronics industry.
Cadence, Encounter and the Cadence logo are registered trademarks are trademarks of Cadence Design Systems, Inc.