Agere Tapes Out 90nm Mobile Handset Chipset with Cadence Architecture

Agere Systems (NYSE: AGR) and Cadence Design Systems, Inc. (NASDAQ: CDNS) announced that Agere has completed design and implementation on a next-generation, 90-nanometer, mobile handset chipset using the Cadence(R) X Architecture and successfully taped it out.

As a member of Agere’s VisionTM mobile baseband family of 2.5G and 3G solutions, this chip was taped out to TSMC’s 90-nanometer semiconductor process technology, making Agere the first fabless semiconductor company to tape out a 90-nanometer X Architecture production design.

Agere and Cadence’s new design collaboration expands on the two companies’ existing relationship based on the Cadence SoC Encounter(R) system, and leverages the significant cost and power benefits enabled by the Cadence X Architecture for Agere’s advanced Vision(TM) mobile handset architecture.

“Agere is impressed with the die-size reduction and reduced power dissipation resulting from the wirelength reduction achieved with the X Architecture,” said Craig Garen, vice president of mobility product development with Agere. “Our company has confirmed that the Cadence X Architecture has realized a wirelength reduction of more than nine meters – approximately 30 percent – versus previously used ‘Manhattan’ routing in the same technology. The ease with which the Cadence X Architecture integrated into our sign-off flow enabled us to meet our aggressive tape-out schedule.”

“TSMC is focused on enabling innovative solutions like the X Architecture for our customers,” said Ed Wan, senior director of TSMC’s design services marketing. “We’re pleased to see key customers like Agere reap the benefits of our collaboration with Cadence on the X Architecture.”

“Market leaders such as Agere recognize that innovative technologies such as the X Architecture are essential to maintain a competitive edge in today’s marketplace,” said Kalyan Thumaty, vice president and general manager of X Architecture at Cadence. “Agere’s adoption of the Cadence X Architecture for its next-generation mobile handset chips is a strong endorsement of our unique offering. With this latest 90-nanometer tapeout success, the Cadence X Architecture continues its momentum at leading fabless semiconductor companies worldwide.”

About the X Architecture
The X Architecture represents a new way of orienting a chip’s microscopic interconnect wires with the pervasive use of diagonal routes, in addition to traditional right-angle “Manhattan” routing. The X Architecture can provide significant improvements in chip area, performance, power consumption and cost, by enabling designs with significantly less wirelength and fewer vias (the connectors between wiring layers).

About Agere Systems
Agere Systems is a global leader in semiconductors for storage, wireless data, and public and enterprise networks. The company’s chips and software power a broad range of computing and communications applications, from cell phones, PCs, PDAs, hard disk drives and gaming devices to the world’s most sophisticated wireless and wireline networks. Agere’s customers include top manufacturers of consumer electronics, communications and computing equipment. Agere’s products connect people to information and entertainment at home, at work and on the road — enabling the connected lifestyle. For more information, customers may visit Agere’s Web site at or contact one of Agere’s regional sales offices. Customers in the U.S. may also call the Agere Systems Customer Response Center at 1-800-372-2447. Customers in Canada may call 1-800-553-2448. Customers outside those countries may call 1-610-712-4323. Fax inquiries may be directed to 1-610-712-4106, or e-mail. Written inquiries should be sent to Agere Systems, Room 10A-301C, 1110 American Parkway NE, Lehigh Valley Central Campus, Allentown, PA, 18109, USA.

About Cadence
Cadence enables global electronic-design innovation and plays an essential role in the creation of today’s integrated circuits and electronics systems. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, printed-circuit boards and systems used in consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2005 revenues of approximately $1.3 billion, and has approximately 5,000 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry.

Cadence, the Cadence logo and Encounter are registered trademarks of Cadence Design Systems, Inc.